Abstract-
I Introduction
Along with the increasing penetration of distributed renewable energy generation systems, the grid stability and reliability are now facing significant challenges [1] . Especially, during the grid fault period, the behaviors of grid-tied converters have a significant impact on the grid stability. For instance, sudden disconnection of massive renewable power plants from the grid during voltage sag faults may trigger more severe problems than the initial event such as power outage and voltage flicker [2] [3] . Hence, many countries have enacted their grid codes to guide the operation of grid-tied renewable power systems [4] [5] . These new grid codes require grid-tied converters be capable of low voltage ride-through (LVRT) when suffering grid voltage sag. shown, PV inverters should stay connected to the grid in the shaded area. Besides, they are also required to provide reactive power for dynamic network support during the fault period and in the recovery process [6] .
The E.ON code shown in Fig. 1 (b) defines the amount of injected reactive current during LVRT. The injection of reactive power should be sufficiently fast, e.g., the PV system should deliver the required reactive power within 30 ms [7] . Moreover, faster detection of the voltage sag means that the grid-tied converter has more respond time, which is beneficial for the converter safety. Therefore, the voltage variation ratio should be detected as fast as possible.
Since the grid-tied converter is required to respond according to the variation of either line voltage or phase voltage [7] , the adopted voltage detection method should have the capability of detecting each phase voltage.
Consequently, conventional voltage detection approaches based on three-phase phase locked loop (PLL) such as DQ transformation method [8] , cannot satisfy the new requirements. Several other voltage detection methods have been proposed in the literature, e.g., the RMS voltage detection [9] , the peak voltage detection [10] , and the discrete Fourier transform (DFT) [11] [12] [13] , whose detection speed is too slow for LVRT operation.
The peak voltage detection method maximally introduces half grid cycle delay, while both the RMS and FFT related methods induce one grid cycle delay [14] . . The second order generalized integrator (SOGI) [23] , the quartercycle delay [24] , and the first-order differential method [25] [26], are three typical OSG methods. SOGI provides low computation burden and strong filtering capability. However, it gives a settling time of more than half of the fundamental period [27] . The quarter-cycle delay introduces a time delay of one fourth of the fundamental period. Comparatively, the first-order differential method, which can derive the orthogonal signal in one sampling period, is the fastest OSG. As well known, higher accuracy of the first-order differential method requires higher sampling frequency, yet the high-frequency noise in the sampling process will be further amplified inevitably. To deal with these issues, a fast OSG algorithm, which is characterized by noise immunity and high accuracy in a wide range of sampling frequencies, is hereby proposed as
in which, 1 T is a predetermined delay time, and 1  and 2  are functions of 1 T and the grid frequency  . 
The physical quantities with superscript ~ in this paper indicate the existence of random noise. In (2)
Time ( . Namely, the response time of the designed OSG is 1 ms in this work. The possible high-frequency noises can be rejected by a low-pass filter with 1 kHz cutoff frequency in the pre-filtering stage as shown in Fig. 2 (b) .
Note that, (1) A. CDSC Method I
The CDSC method I (see Fig. 4 
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It is obvious that the n th odd harmonic is eliminated for any given 0 d t  . A close observation of (4) and (5) 
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The ratio of the random noise to the amplitude of the fundamental component in (6) is defined as
where 3 ( , ) d k t n is termed as the possible maximal noise amplification factor of PDSCn in the worst case. While in ODSCn of LVRT operation, a faster detection of the grid voltage variation ratio is preferred. Therefore, 3 k is set to around 3 so that the total delay time of four cascaded PDSCn (n= 5, 7, 11, 13) operators is 3.43 ms, which is 1.67 ms less than that (5.1 ms) of the CDSC method I. However, the possible maximal noise amplification factor of such four PDSC blocks is 81, which may be not preferred in practice. Alternatively, the 5 th and 7 th harmonics are eliminated with PDSC5 and PDSC7, respectively, and the 11 th and 13 th harmonics are removed with ODSC11 and ODSC13, respectively, as shown in Fig. 4 . This method provides 4 ms time delay with the total noise amplification factor of 9, and is called the CDSC method II. is used to remove the n th and m th odd harmonics (m>n) simultaneously, so that the number of cascaded blocks can be reduced by half, with the resulting reduced computation and delay time.
The principle of PDSCn&m is illustrated as follows:
The noise amplification factors of the designed PDSC5&13 and PDSC7&11 are close to one, which means the CDSC method III has nearly the same noise rejection capability as the CDSC method I according to Fig. 5 .
As analyzed above, due to the CDSC module, the fundamental component suffers from a fixed amplitude shift, which is compensated by using a factor kamp as shown in Fig. 2 
